中文版 | English
题名

A fast-transient-response fully-integrated digital LDO with adaptive current step size control

作者
DOI
发表日期
2019
会议名称
IEEE International Symposium on Circuits and Systems (IEEE ISCAS)
ISSN
0271-4310
EISSN
1558-0806
ISBN
978-1-7281-0397-6
会议录名称
卷号
2019-May
页码
1-4
会议日期
MAY 26-29, 2019
会议地点
Sapporo, JAPAN
摘要

A 0.6-V 100-mA fully-integrated digital low-dropout regulator (DLDO) with adaptive current step size control is presented in this paper. By dividing the main power PMOSs into ten blocks with different unit-cell sizes, the proposed DLDO can turn-on/-off small power PMOSs in light load and large ones in heavy load conditions. High regulation accuracy in a wide load range and fast transient response are hence achieved. In addition, an auxiliary power MOS block, which consists of both PMOS and NMOS transistors, is adopted to eliminate the limit cycle oscillation (LCO) in light load condition and to further accelerate the response speed. The proposed DLDO is fabricated in a 65-nm low-power CMOS technology with an active area of 0.17 mm including an on-chip output capacitor of 1nF. The measured undershoot and overshoot voltages are only 53 mV and 37 mV, respectively, when the load current changes between 0 and 100 mA. The quiescent current is 34.6 μA, while the maximum current efficiency is 99.96%.

关键词
学校署名
第一
语种
英语
相关链接[Scopus记录]
收录类别
WOS研究方向
Engineering
WOS类目
Engineering, Electrical & Electronic
WOS记录号
WOS:000483076403017
EI入藏号
20192407022048
EI主题词
Digital Integrated Circuits ; Electric Current Regulators ; Power Quality ; Voltage Regulators
EI分类号
Electric Power Distribution:706.1.2 ; Semiconductor Devices And Integrated Circuits:714.2 ; Control Equipment:732.1
Scopus记录号
2-s2.0-85066795404
ESI学科分类
ENGINEERING
来源库
Scopus
全文链接https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8702758
引用统计
被引频次[WOS]:2
成果类型会议论文
条目标识符http://sustech.caswiz.com/handle/2SGJ60CL/44111
专题工学院_电子与电气工程系
作者单位
1.Department of Electrical and Electronic EngineeringSouthern University of Science and Technology,Shenzhen,China
2.State Key Laboratory of Analog and Mixed-Signal VLSIUniversity of Macau,Macau,China
第一作者单位电子与电气工程系
第一作者的第一单位电子与电气工程系
推荐引用方式
GB/T 7714
Cai,Guigang,Zhan,Chenchang,Lu,Yan. A fast-transient-response fully-integrated digital LDO with adaptive current step size control[C],2019:1-4.
条目包含的文件
文件名称/大小 文献类型 版本类型 开放类型 使用许可 操作
C38_ISCAS_A fast-tra(888KB)----限制开放--
个性服务
原文链接
推荐该条目
保存到收藏夹
查看访问统计
导出为Endnote文件
导出为Excel格式
导出为Csv格式
Altmetrics Score
谷歌学术
谷歌学术中相似的文章
[Cai,Guigang]的文章
[Zhan,Chenchang]的文章
[Lu,Yan]的文章
百度学术
百度学术中相似的文章
[Cai,Guigang]的文章
[Zhan,Chenchang]的文章
[Lu,Yan]的文章
必应学术
必应学术中相似的文章
[Cai,Guigang]的文章
[Zhan,Chenchang]的文章
[Lu,Yan]的文章
相关权益政策
暂无数据
收藏/分享
所有评论 (0)
[发表评论/异议/意见]
暂无评论

除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。