题名 | A 0.7V Fully-on-Chip Pseudo-Digital LDO Regulator with 6.3μA Quiescent Current and 100mV Dropout Voltage in 0.18-μm CMOS |
作者 | |
DOI | |
发表日期 | 2018-10-16
|
ISSN | 1930-8833
|
ISBN | 978-1-5386-5405-7
|
会议录名称 | |
页码 | 306-309
|
会议日期 | 3-6 Sept. 2018
|
会议地点 | Dresden, Germany
|
出版者 | |
摘要 | This paper presents an NMOS pseudo-digital low-dropout (PD-LDO) regulator that supports low-voltage operation by eliminating the amplifier of an analog LDO. The proposed pseudo-digital control loop consists of a latched comparator, a 2X charge pump and a RC network. It detects the output voltage and provides a continuous gate control signal for the power transistor by charging and discharging the RC network. Fast transient response is achieved due to the source follower structure of the power NMOS, with a small output capacitor and small occupied chip area and without consuming large quiescent current. The proof-of-concept design of the proposed PD-LDO is implemented in a 0.18-J.1m CMOS process. The minimum supply voltage is 0.7 V, with a dropout voltage of 100 mV and a maximum load current of 100 mA. Using only 20 pF of on-chip output capacitor and 10 MHz comparator clock frequency, the undershoot is 106 mV with 90 mA load current step and 150 ns edge time. The quiescent current is only 6.3 μA and the active chip area is 0.08 mm. |
关键词 | |
学校署名 | 第一
|
语种 | 英语
|
相关链接 | [Scopus记录] |
收录类别 | |
EI入藏号 | 20184706119343
|
EI主题词 | CMOS integrated circuits
; Comparator circuits
; Comparators (optical)
; Digital control systems
; Electric current regulators
; Transient analysis
; Voltage regulators
|
EI分类号 | Electric Power Distribution:706.1.2
; Electronic Circuits Other Than Amplifiers, Oscillators, Modulators, Limiters, Discriminators or Mixers:713.5
; Semiconductor Devices and Integrated Circuits:714.2
; Control Systems:731.1
; Control Equipment:732.1
; Optical Devices and Systems:741.3
|
Scopus记录号 | 2-s2.0-85056756803
|
来源库 | Scopus
|
全文链接 | https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8494307 |
引用统计 |
被引频次[WOS]:0
|
成果类型 | 会议论文 |
条目标识符 | http://sustech.caswiz.com/handle/2SGJ60CL/44191 |
专题 | 工学院_电子与电气工程系 |
作者单位 | Department of Electrical and Electronic Engineering, Southern University of Science and Technology, ,Shenzhen,China |
第一作者单位 | 电子与电气工程系 |
第一作者的第一单位 | 电子与电气工程系 |
推荐引用方式 GB/T 7714 |
Tang,Junyao,Zhan,Chenchang,Wang,Guanhua,et al. A 0.7V Fully-on-Chip Pseudo-Digital LDO Regulator with 6.3μA Quiescent Current and 100mV Dropout Voltage in 0.18-μm CMOS[C]:Institute of Electrical and Electronics Engineers Inc.,2018:306-309.
|
条目包含的文件 | 条目无相关文件。 |
|
除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。
修改评论