题名 | FlushTime: Towards Mitigating Flush-based Cache Attacks via Collaborating Flush Instructions and Timers on ARMv8-A |
作者 | |
通讯作者 | Zhang, Fengwei |
DOI | |
发表日期 | 2023
|
会议名称 | 18th ACM ASIA Conference on Computer and Communications Security (ASIA CCS)
|
会议录名称 | |
页码 | 190-204
|
会议日期 | JUL 10-14, 2023
|
会议地点 | null,Melbourne,AUSTRALIA
|
出版地 | 1601 Broadway, 10th Floor, NEW YORK, NY, UNITED STATES
|
出版者 | |
摘要 | ["ARMv8-A processors generally utilize optimization techniques such as multi-layer cache, out-of-order execution and branch prediction to improve performance. These optimization techniques are inevitably threatened by cache-related attacks including Flush+Reload, Flush+Flush, Meltdown, Spectre, and their variants. These attacks can break the isolation boundaries between different processes or even between user and kernel spaces. Researchers proposed many defense schemes to resist these cache-related attacks. However, they either need to modify the hardware architecture, have incomplete coverage, or introduce significant performance overhead.","In this paper, we propose FlushTime, a more secure collaborative framework of cache flush instructions and generic timer on ARMv8-A. Based on the instruction/register trap mechanism of ARMv8-A, FlushTime traps cache flush instructions and generic timer from user space into kernel space, and makes them cooperate with each other in kernel space. When a flush instruction is called, the generic timer resolution will be reduced for several time slices. This collaborative mechanism can greatly mitigate the threat of all flush-based cache-related attacks. Since normal applications rarely need to obtain high resolution timestamps immediately after calling a flush instruction, FlushTime does not affect the normal operation of the system. Security and performance evaluations show that FlushTime can resist all flush-based cache-related attacks while introducing an extremely low performance overhead."] |
关键词 | |
学校署名 | 第一
; 通讯
|
语种 | 英语
|
相关链接 | [来源记录] |
收录类别 | |
资助项目 | National Natural Science Foundation of China[62002151]
|
WOS研究方向 | Computer Science
; Mathematics
; Telecommunications
|
WOS类目 | Computer Science, Artificial Intelligence
; Mathematics, Applied
; Telecommunications
|
WOS记录号 | WOS:001053857900016
|
EI入藏号 | 20233414587988
|
EI主题词 | ARM processors
; Timing circuits
|
EI分类号 | Pulse Circuits:713.4
; Computer Circuits and Logic Elements:721
; Computer Software, Data Handling and Applications:723
|
来源库 | Web of Science
|
引用统计 |
被引频次[WOS]:0
|
成果类型 | 会议论文 |
条目标识符 | http://sustech.caswiz.com/handle/2SGJ60CL/559256 |
专题 | 工学院_计算机科学与工程系 |
作者单位 | 1.Southern Univ Sci & Technol, Res Inst Trustworthy Autonomous Syst, Shenzhen, Peoples R China 2.Southern Univ Sci & Technol, Dept Comp Sci & Engn, Shenzhen, Peoples R China |
第一作者单位 | 南方科技大学; 计算机科学与工程系 |
通讯作者单位 | 南方科技大学; 计算机科学与工程系 |
第一作者的第一单位 | 南方科技大学 |
推荐引用方式 GB/T 7714 |
Ge, Jingquan,Zhang, Fengwei. FlushTime: Towards Mitigating Flush-based Cache Attacks via Collaborating Flush Instructions and Timers on ARMv8-A[C]. 1601 Broadway, 10th Floor, NEW YORK, NY, UNITED STATES:ASSOC COMPUTING MACHINERY,2023:190-204.
|
条目包含的文件 | ||||||
文件名称/大小 | 文献类型 | 版本类型 | 开放类型 | 使用许可 | 操作 | |
2023FlushTime.pdf(1471KB) | -- | -- | 限制开放 | -- |
|
除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。
修改评论